Private Alpha / Under Construction
FPGA cores for your next design
Explore cores with source references, license details and compatibility notes.
Scope
Check a core before use
Review source revisions and licenses before use. Core checkout is unavailable; creator payouts are handled manually.
Design metadata availableFree
UART Control Lite
Reusable open control-plane ingress core for lightweight board bring-up commands, runtime configuration, and client command bridging.
Design metadata availableFree
Stream Telemetry FIFO
Reusable open FIFO/buffer core for telemetry aggregation, KPI event capture, and stream decoupling between replicated datapath lanes and the control plane.
Creator path
Share a core
Submit a public repository for license and compatibility review.